Main Page

Students

Publication Main

Links
Joe Burke

Last Updated: 28 Sep 2004

UCSD Home

Joe Burke Back Arrow

Phone: (858) 658-4037 (work)
Fax: (858) 845-7605 (work)
E-mail: jburke@qualcomm.com
Office: ICAS Center, 4th Floor, EBU1

Mailing Address:
Dept. of Electrical and Computer Engineering
9500 Gilman Drive, Mail Code 0407
University of California, San Diego
La Jolla, CA 92093-0407

Graduate Advisor:
Prof. James Zeidler, Tel: (858) 534-5369
Email: zeidler@ece.ucsd.edu

Research Interests Up Arrow

  • Adaptive Signal Processing applied to Communications Systems
  • CDMA Capacity Improvements Using Adaptive DSP Algorithms
  • RF-DSP Integration in Communication Systems

Education Up Arrow

  • Ph.D., University of California at San Diego, 2004
  • M.S.E.E., Univ. of Wisconsin-Madison, 1993. Microwaves and RF Emphasis.
  • B.S.E.E., Univ. of Wisconsin-Madison, 1991

Publications Up Arrow

[J54] J. P. Burke, J. R. Zeidler, and B. D. Rao, ``CINR Difference Analysis of Optimal Combining vs Maximal Ratio Combining,'' IEEE Transactions on Wireless Communications. In Press.
[C108] J. P. Burke, B. D. Rao, and J. R. Zeidler, ``MISO Antenna Array OC Pre-RAKE Transmitter with MRC Post-RAKE Receiver,'' in Conference Record of the 36th Asilomar Conference on Circuits, Systems and Computers, (Pacific Grove, CA), pp. 1699-1703, Nov. 2002.
[ .pdf ]
[C103] J. P. Burke and J. R. Zeidler, ``Increasing the CDMA Reverse Link Voice-Data Capacity Using a Per Rate Class Interference Method with Optimal Spatial Combining,'' in Proceedings of the IEEE 55th Vehicular Technology Conference, vol. 2, (Burmingham, Alabama), pp. 650-654, May 2002.
[ .pdf ]
[C098] J. P. Burke and J. R. Zeidler, ``CDMA Reverse Link Spatial Combining Gains: Optimal vs. MRC in a Faded Voice-Data System Having a Single Dominant High Data Rate User,'' in Proceedings of the IEEE GLOBECOM Conference, vol. 1, (San Antonio, TX), pp. 264-269, Nov. 2001.
[ .pdf ]
[C097] J. P. Burke and J. R. Zeidler, ``Data Throughput in a Multi-Rate CDMA Reverse Link: Comparing Optimal Spatial Combining vs. Maximal Ratio Combining,'' in Proceedings of the IEEE GLOBECOM Conference, vol. 1, (San Antonio, TX), pp. 700-705, Nov. 2001.
[ .pdf ]

Patents Up Arrow

  • "Mobile Station Multi-Antenna Design", Patent Pending.
  • "Bluetooth Design", Patent Pending.
  • "Power Amplifier Combining Algorithm and Technique", Patent Pending.
  • "Base Station Architecture", 1/99. Patent Pending.
  • "Architecture for Dependability Enhancement of Wireless Base Stations", 9/98. Patent Pending
  • "Tunable Low Noise Oscillator Using Delay Lines and Ring Mode Trap Filter", 1/98. Patent Pending

Work Experience Up Arrow

  • Qualcomm, Inc., San Diego, CA. 6/01-present: Systems Engineer, Corp. R & D Division, working on CDMA Forward Link Multi-Antenna Algorithms.
  • Qualcomm, Inc., San Diego, CA. 1/00-6/01: Systems Engineer, Corp. R & D Division, working on CDMA Reverse Link Capacity Improvements using more Optimal Adaptive DSP combining techniques.
  • Qualcomm, Inc., San Diego, CA. 3/99-3/00: Systems RF Engineer, ASIC Division, working on WLAN-Bluetooth (BT): stand-alone BT RF chip specification, additional CDMA and BT requirements during joint CDMA-BT (WWAN-WLAN) operation, antenna requirements and guidelines in a combined CDMA-BT-GPS communication device.
  • Qualcomm, Inc., San Diego, CA. 8/96-2/99: RF Engineer/Manager, Infrastructure Division, working on Next Generation Base Station Architecture Design/Development. Efforts included new BTS reverse and forward link architectures. RF and DSP design of IF sampling Receivers (RF to bits), Reverse Link frequency plans, DDS based synthesizers/PLLs, Gain Distribution spreadsheets, Digital-Analog AGC analysis, generating specification, adaptive digital radios, and other.
  • Qualcomm, Inc., San Diego, CA. 6/93-7/96: RF Design Engineer, Infrastructure Division, working on Base Station Circuit Card Design: Low Frequency IQ Rx CCA, 1.8 GHz Synthesizer Architecture/Design. 100MHz and 1.8GHz discrete VCO design (LC and ceramic tank), discrete LC filter design, digital timing analysis.
  • Parkview R & D, Madison, WI. 1/92-6/93: Staff Engineer. Efforts included design, simulation, and testing of 40 GHz oscillator design using High Temperature Superconduting Materials. Architectures involved coupled slot line, CPW, and transmission line designs. Collaboration with Univ. of WI-Madison research group. M.S.E.E. thesis work.
  • Hewlett-Packard, Santa Rosa, CA. 6/91-8/91: Engineering Intern in Network Measurements Division working on parasitic modelling of passive components for HP's MDS simulation tool.

Interests and Hobbies Up Arrow

Bicycling, softball, hiking, fishing, and computers.

Honors and Distinctions Up Arrow

Member of Tau Beta Pi Engineering Honors Society, graduated from Univ. of Madison-WI with Distinction, Deans Honor List.

Up Arrow
UCSD Home Valid HTML 4.01!